[5+5]

Code No: 861AB

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD MCA I Semester Examinations, January - 2020 COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3hrs Max.Marks:75 **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A 5×5 Marks = 25 1.a) Explain about instruction cycle. [5] What is branching? **b**) [5] Write a short note on BCD complement. c) [5] Define Memory Access time and Memory cycle time. d) [5] Explain inter processor arbitration. e) [5] PART - B $5 \times 10 \text{ Marks} = 50$ Differentiate Computer Organization and Computer Architecture. 2.a) b) Describe the concept of Input Output interrupt. [5+5] Explain the operation of each block of digital computer. 3.a) b) State the advantages and disadvantages of the single and multiple bus organization. [5+5] Illustrate different types of addressing modes with suitable examples. 4. [10] Write and explain the micro instruction sequence for complete instruction Sequence. 5.a) Elaborate on convol memory. [5+5]b) Explain the wating point arithmetic operations in detail with diagrams. 6.a) Explain the operation of carry look ahead adder. b) [5+5] OR Derive an algorithm and flowchart adding and subtracting two fixed point binary 7.a) numbers. b) Explain non-restoring division algorithm with example. [5+5] Explain memory mapped I/O. 8.a) Describe in detail about Virtual memory. [5+5] b) OR Explain DMA operation with a neat diagram. 9.a) Explain different types of priority interrupts. b) [5+5] Explain pipelining operation. Explain how branch instructions effect pipelining 10. operation. [10] OR 11.a) Explain the synchronous and asynchronous data transfer.

b) Explain in detail about inter processor synchronization.